WR0332M

High PSRR, High speed, CMOS LDO

General Descriptions 1.

The WR0332M series is a high accuracy, low noise, high speed, low dropout CMOS Linear regulator with high ripple rejection. The devices offer a new level of cost-effective performance in cellular phones, laptop and notebook computers, and other portable devices.

The WR0332M has the fold-back maximum output current which depends on the output voltage. So the current limit functions both as a short circuit protection and as an output current limiter.

The WR0332M regulators are available in standard SOT23-5 package and DFN1×1-4 package. Standard products are Pb-free and Halogen-free.


2. **Features**

- Input Voltage: 2.2V~5.5V
- Output Current: 300mA
- PSRR: 70dB@1kHz
- Output Voltage: 1.1V、1.2V、1.5V、1.8V、 2.5V、2.8V、2.9V、3.0V、3.3V
- Dropout Voltage: 220mV @ Vout=3.3V, $I_{OUT} = 300 \text{mA}$
- Quiescent Current: 60µA (Typical)
- Shut-down Current: < 1µA
- Recommend Capacitor: 1µF
- Operating Temperature: -40~+85°C

3. Applications


- Cellphones, radiophone, digital cameras
- Bluetooth, wireless handsets
- Others portable electronic device

Typical Application 4.




<u>WAY ON</u>

5. Pin Configuration



SOT23-5



DFN-4

6. Pin Description

PIN NU	IMBER	PIN	I/O	PIN FUNCTIONS
SOT23-5	DFN-4	NAME		
1	4	IN	I	Input voltage supply. Bypass with a typical 1μ F capacitor to GND. Place the input capacitor as close to the IN and GND pins of the device as possible.
2	2	GND	-	Common ground.
3	3	EN	I	Enable input. Active High.
4	-	NC	-	NC.
5	1	OUT	0	Regulated output voltage. A low equivalent series resistance (ESR) capacitor, typically 1 μ F, is required from OUT to ground for stability. Place the output capacitor as close to the OUT and GND pins of the device as possible. An internal 120 Ω (typical) pull-down resistor prevents a charge from remaining on V _{OUT} when the regulator shutdowns.
-	-	EPAD	-	Exposed pad. It should be connected directly to the GND pin as short as possible or leave floating. Connect the EPAD to a large-area ground plane for best thermal performance. Do not connect to any potential other than GND.

High PSRR, High speed, CMOS LDO

7. Absolute Maximum Ratings^[1]

PARAMETI	ER	RATING	UNIT
Input voltage r	ange	-0.3 to 6.0	
EN Input voltage	e range	-0.3 to 6.0	V
Output voltage	range	-0.3 to 6.0	
Power Dissipation	SOT23-5	925.2	
$P_{D(MAX)} @ T_{A} = 25^{\circ}C$	DFN-4	602.4	mW
Thermal resistance ^{[2] [4]}	SOT23-5	135.1	
R _{0JA}	DFN-4	207.5	
Thermal resistance ^{[2] [3]}	SOT23-5	83.43	
R _{ejb}	DFN-4	142.7	
	SOT23-5	42.56	°C/W
Top Thermal resistance ^{[2] [3]} R _{θJC}	DFN-4	48.34	
Bottom Thermal resistance ^{[2] [3]}	SOT23-5	35.4	
R _{eJC}	DFN-4	47.47	
Junction Tempe	erature	150	
Lead Temperatur	e Range	260	°C
Storage Temperatu	ire Range	-55 to 150]
ESD susceptibility HBM		±4000	V

NOTE1: Greater than these given values, the device will be damaged.

NOTE2: Measured on 2cm x 2cm 2-layer FR4 PCB board, 1 oz copper, no via holes on GND copper.

NOTE3: Measured according to JEDEC board specification. Detailed description of the board can be found in JESD51-7.

NOTE4: Power dissipation is calculate by $P_{D(MAX)} = (T_J - T_A) / R_{\theta JA}$.

8. <u>Recommended Operating Conditions</u>

PARAMETER	RATING	UNIT	
Input voltage range	2.2 to 5.5		
EN Input voltage range	0 to 5.5	V	
Nominal output voltage range	1.1、1.2、1.5、1.8、2.5、 2.8、2.9、3.0、3.3	v	
Output current	0 to 300	mA	
Input capacitor	1		
Output capacitor	1	μF	
Operating temperature range	-40 to 85	°C	

<u>WAY ON</u>

WR0332M

9. Electrical Characteristics

$V_{IN}=V_{OUT(NOMINAL)}+1V$, $C_{IN}=C_{OUT}=1\mu F$, $T_A=25^{\circ}C$, unless otherwise noted.						
SYMBOL	PARAMETER	TEST CONDITIONS	MIN	ТҮР	MAX	UNIT
	Output Voltage Range	V _{OUT} ≤1.5V, I _{OUT} =1mA	0.97 V _{ОUT}	V _{OUT}	1.03 V _{оит}	V
V _{OUT}	Oulput voltage Range	$V_{OUT} > 1.5V, I_{OUT}=1mA$		VOUT	1.02 V _{оит}	V
		V_{OUT} =1.2V, I_{OUT} =300mA		800	1000	
		V _{OUT} =1.5V, I _{OUT} =300mA		500	700	
		V _{OUT} =1.8V, I _{OUT} =300mA		400	600	
		V _{OUT} =2.5V, I _{OUT} =300mA		300	500	
V_{DO}	Dropout Voltage ^[1]	V _{OUT} =2.8V, I _{OUT} =300mA		270	380	mV
		V _{OUT} =2.9V,I _{OUT} =300mA		260	370	
		V _{OUT} =3.0V, I _{OUT} =300mA		240	350	
		V _{OUT} =3.3V, I _{OUT} =300mA		220	330	
I _{LIM}	Output current limit	V _{EN} =V _{IN} , T _A =25℃		500		mA
Ι _{Ουτ}	Maximum output current in the accuracy range ^[2]	V _{EN} =V _{IN} , T _A =25°C	300			mA
I _{SHORT}	Short Current	$V_{EN}=V_{IN}$, V_{OUT} Short to GND		200		mA
LNR	Line Regulation	V _{IN} =V _{OUT} +1~5.5V, I _{OUT} =1mA		0.05	0.2	%/V
LDR	Load Regulation ^[3]	V _{IN} =V _{OUT} +1V, I _{OUT} =1~300mA		15		mV
UVLO	Under Voltage Lock-Out	V _{IN} rising		1.7		V
Ι _Q	Quiescent Current	I _{OUT} =0mA		60	80	μA
I _{SHDN}	Shut-down Current	$V_{EN} = 0V$		0.1	1.0	μA
D 075	Power Supply Ripple	V _{IN} =(V _{OUT} +1V) _{DC} +0.5V _{P-P} f=1kHz, I _{OUT} =10mA, @V _{OUT} =1.8V, T _A =25℃		70		
PSRR	Rejection	V _{IN} =(V _{OUT} +1V) _{DC} +0.5V _{P-P} f=10kHz, I _{OUT} =10mA, @V _{OUT} =1.8V, T _A =25℃		50		dB

WR0332M

High PSRR, High speed, CMOS LDO

SYMBOL	PARAMETER	TEST CONDITIONS	MIN	ТҮР	MAX	UNIT
V _{NO}	Output noise voltage	BW=10Hz to 100kHz V _{OUT} =1.2V, I _{OUT} =10mA, C _{OUT} =1µF ,T _A =25℃		160		μV _{RMS}
V _{ENH}	EN high voltage (enabled)	V _{IN} =5.5V, I _{OUT} =1mA	1.2			V
V _{ENL}	EN low voltage (disabled)	V _{IN} =5.5V, I _{OUT} =1mA			0.4	V
I _{ENH}	EN high current (enabled)	V _{IN} =5.5V, V _{EN} =5.5V		2.2		μA
I _{ENL}	EN low current (disabled)	V _{IN} =5.5V, V _{EN} =0V		0.1		μA
ton	Turn on time	From V _{EN} ≥ V _{IH} to V _{OUT} =95% of V _{OUT(NOM)} , T _A =25°C		50		μS
T _{SD}	Thermal shutdown threshold			165		°C
ΔT_{SD}	Thermal shutdown hysteresis			35		°C
R _{DIS}	Output Discharge resistance	V _{IN} =4.0V, V _{EN} =0V,T _A =25°C		120		Ω

NOTE1: Characterized when V_{OUT} falls V_{OUT}*2% below the regulated voltage.
 NOTE2: Maximum output current is affected by the PCB layout, size of metal trace, the thermal conduction path between metal layers, ambient temperature and the other environment factors of system. Attention should be paid to the dropout voltage when V_{IN}< V_{OUT} + V_{DO}.


NOTE3: The Load regulation is measured using pulse techniques with duty cycle < 5%.

WR0332M

High PSRR, High speed, CMOS LDO


10. Typical Performance Characteristics

 $T_A=25^{\circ}C$, $V_{IN}=V_{OUT}+1V$, $C_{IN}=C_{OUT}=1\mu F$, unless otherwise noted




W02040040 - Rev1.2


WR0332M




WR0332M




WR0332M




WR0332M




WR0332M




WR0332M




WR0332M




WR0332M




WR0332M



WR0332M




WR0332M



<u>WAY ON</u>

WR0332M



NOTE1: When $V_{OUT} \le 1.5V$ and V_{IN} is lower than V_{UVLO} , V_{DO} is defined as V_{UVLO} - V_{OUT} .


WR0332M

11. Function Description

11.1 Overview

The WR0332M is high performance high PSRR regulator capable of supplying 300mA and providing wide output voltage range. The device also offers low quiescent current, low-dropout voltage and very small packages suitable for space constrains application. The WR0332M is designed to be used in a variety of applications.

11.2 Block Diagram



11.3 Feature Description

11.3.1 Output Voltage Accuracy

The WR0332M has an output voltage accuracy of 2% or 3%. Output voltage accuracy is defined as the maximum and minimum error in output voltage. This includes the errors introduced by internal reference, load regulation and line regulation differences over the full range of rated load and line operating conditions, taking into account differences between manufacturing lots.

11.3.2 Enable (EN)

The WR0332M uses the EN pin to enable /disable its device and to activate /deactivate the active discharge function at devices with this feature. If the EN pin voltage is pulled below 0.4V the device is guaranteed to be disable. When EN is disabled, the active discharge transistor is activated and the output voltage V_{OUT} is pulled to GND through an internal circuitry with effective resistance about 120ohms.

If the voltage of EN pin is higher than 1.2V, the device is guaranteed to be enabled. In case the Enable function is not required, the EN pin should be connected directly to V_{IN} .

When EN pin floats, the device is disabled due to internal pull-down resistance of $2.5M\Omega$.

<u>WAY ØN</u>

High PSRR, High speed, CMOS LDO

11.3.3 Dropout Voltage (V_{DO})

WR0332M is a low dropout voltage LDO that can achieve nominal output voltage at lower input voltages. Dropout voltage is defined as the V_{IN} - V_{OUT} at the rated maximum output current. When the input voltage is below the nominal output voltage, the output voltage varies with the input voltage. For CMOS regulators, the dropout voltage is determined by the $R_{DS (ON)}$ of the pass-FET. The $R_{DS (ON)}$ is calculated as follows:

RDS (ON)=VDO/IOUT

11.3.4 Power Supply Rejection Ratio(PSRR)

PSRR, which stands for Power Supply Rejection Ratio, represents the ratio of the two voltage gains obtained when the input and output power supplies are considered as two independent sources.

The basic calculation formula is

PSRR = 20log(Ripple(in) / Ripple(out))

The units are in decibels (dB) and the logarithmic ratio is used.

The above equation shows that the output signal is influenced by the power supply in general, in addition to the circuit itself. PSRR is a quantity used to describe how the output signal is affected by the power supply; the larger the PSRR, the less the output signal is affected by the power supply.

As the level of integration continues to increase, the magnitude of supply current required is also increasing. End users want to extend battery life, i.e. they need very efficient DC/DC conversion processes, using more efficient switching regulators. However, switching regulators generate more ripple in the power line than linear regulators.

The PSRR shows the ability of the LDO to suppress input voltage noise. For a clean, noise-free DC output voltage, use an LDO with a high PSRR.

Noise coupling from the input voltage to the internal reference voltage is the main cause of PSRR performance degradation. Using noise reduction capacitors at the input can effectively filter out noise and improve PSRR performance at low frequencies. The LDO can be used not only to regulate the voltage but also to provide an exceptionally clean DC supply for noise sensitive components.

The WR0332M is a high PSRR LDO that can be used not only for voltage regulation but also for noise cancellation in the power supply.

11.3.5 Noise

LDO noise can be divided into two main categories: internal noise and external noise. Internal noise is the noise generated inside the electronics; external noise is the noise transmitted from outside the circuit to the circuit. The error amplifier determines the PSRR of the LDO and therefore its ability to suppress external noise at the input; internal noise is always present at the output of the LDO.

In practice, minimizing noise from the power supply is critical to system performance. In test and measurement systems, small fluctuations in power supply noise can alter the instantaneous measurement accuracy.

The WR0332M has a low noise reference, high PSRR to ensure that output noise is reduced during normal operation.

WR0332M

High PSRR, High speed, CMOS LDO

11.3.6 Fold-back Current Limit (ILIM)

In LDO circuits, if an output short circuit or excessive load current occurs, the device may be burned out. Especially in the case of a short circuit, not only is there too much current flowing through the regulator, but the voltage across the source drain of the regulator is also at its maximum, which is likely to burn out the regulator and make the device inoperable. The current limiting circuit used in LDO is a constant current limiting circuit, where the maximum load current that the LDO can supply is limited to a set constant I_{LIM} , and when an overload or short circuit occurs, the output current will be maintained at I_{LIM} , and the output voltage will be reduced to $I_{LIM}R_{LOAD}$.

However, if the external overload or short circuit condition lasts for a long time, the continuous high current will increase the device temperature and increase the power consumption of the whole system. To improve this situation, a fold-back current limiting circuit can be used. In a fold-back current limiting circuit, both the output current and the output voltage are gradually reduced when the output current reaches the set maximum current I_{LIM} . The output current is reduced to the set current threshold $I_{SHORT}R_{LOAD}$. The output current is clamped to a smaller value in the event of an overload or short circuit and the system power consumption is reduced and the device temperature does not rise significantly.

The fold-back current limiting circuit is essentially a constant current limiting circuit with an output voltage feedback loop, so that in the event of an overload or short circuit, the output current is gradually reduced due to the reduction in output voltage and eventually clamped at a smaller value.

The WR0332M uses a fold-back current limiting mode where the final current is clamped to around 200mA, thus providing good protection to the device.

11.3.7 Thermal Protection

The WR0332M contains a thermal shutdown protection circuit that implements the required switching gate circuit function through a thermal switch integrated inside the chip. The output current is turned off when the heat in the LDO is too high. Thermal shutdown occurs when the thermal junction temperature (T_J) of the energized crystal exceeds 165°C (typical). The thermal shutdown hysteresis ensures that the LDO resets (turns on) again when the temperature drops to 130°C (typical). The thermal time constant of the semiconductor chip is quite short, so when thermal shutdown is reached, the output turns on and off at a higher rate until the power dissipation is reduced.

The WR0332M's internal protection circuitry is designed to prevent thermal overload conditions. This circuitry is not a substitute for a proper heat sink. Continuously putting the WR0332M into a thermal shutdown state will reduce the reliability of the device.

<u>WAY ØN</u>

High PSRR, High speed, CMOS LDO

11.4 Functional Mode Of The Device

The device has three modes: normal, dropout, and disabled modes of operation.

The operating conditions of each mode are listed in the table below.

Operating	conditions	of	each	mode
-----------	------------	----	------	------

FUNCTIONAL MODE	CONDITIONS					
FUNCTIONAL MODE	V _{IN}	V _{EN}	Ι _{ουτ}	TJ		
Normal	$5.5V > V_{IN} > V_{OUT(NOM)} + V_{DO}$	$V_{EN} > V_{ENH}$	$I_{OUT} < I_{LIM}$	$T_J < T_{SD}$		
Dropout	$V_{IN} < V_{OUT(NOM)} + V_{DO}$	$V_{EN} > V_{ENH}$	$I_{OUT} < I_{LIM}$	$T_J < T_{SD}$		
Disabled	—	V _{EN} < V _{ENL}	_	$T_J > T_{SD}$		

11.4.1 Normal Mode

Normal operating mode requires that both of the following conditions are met.

1. The input voltage is greater than the rated output voltage plus the differential voltage ($V_{OUT(NOM)} + V_{DO}$) or 2.2V (which is greater) and is less than 5.5V.

2. The enable voltage has previously exceeded the enable rise threshold voltage and has not fallen below the enable fall threshold.

3. The output current is less than the current limit ($I_{OUT} < I_{LIM}$).

4. The device junction temperature is less than the thermal shutdown temperature ($T_J < T_{SD}$).

11.4.2 Dropout Mode

If the input voltage is below the rated output voltage plus a specified dropout voltage, but all other conditions are met for normal operation, the device operates in the dropout state and the output voltage tracks the input voltage. Because the transient performance of the device is significantly reduced through the device being in the triode state, the output current is no longer controlled. Line or load transients during power down can result in large output voltage deviations.

11.4.3 Disabled

The WR0332M can be turned off by forcing the enable pin low, typically with an enable voltage below 0.4V, at which point the pass device is turned off, internal circuits are shutdown, and the output voltage is actively discharged to ground through an internal resistor from output to ground.

12. Application and Implementation

Note: The information in the Applications section below is not part of WAY-ON's product specifications and WAY-ON does not guarantee its accuracy or completeness. The customer is responsible for determining the suitability of the component for its intended use and should verify and test its design implementation to confirm system functionality.

12.1 Application Information

The WR0332M is a linear voltage regulator with an input voltage of 2.2V to 5.5V and an output voltage of 1.1V

 $1.2V_{\odot}$ $1.5V_{\odot}$ $1.8V_{\odot}$ $2.5V_{\odot}$ $2.8V_{\odot}$ $2.9V_{\odot}$ $3.0V_{\odot}$ $3.3V_{\odot}$ The accuracy is 2% or 3% for output voltage. The maximum output current is 300 mA. The efficiency of a linear voltage regulator is determined by the ratio of the output voltage to the input voltage, so in order to achieve high efficiency, the differential voltage (V_{IN} - V_{OUT}) must be as small as possible. This section discusses how best to use this device in practical applications.

High PSRR, High speed, CMOS LDO

12.1.1 Capacitor Recommendation

The WR0332M uses ceramic capacitors with low equivalent series resistance (ESR) at the V_{IN} and V_{OUT} pins to increase its stability. Multilayer ceramic capacitors are recommended. These capacitors also have limitations, and ceramic capacitors with X7R-, X5R-, and COG-rated dielectric materials have relatively good capacitance stability at different temperatures. WR0332M is designed to use ceramic capacitors of 1µF or larger at the input and output. Place C_{IN} and C_{OUT} as close to the IN and OUT pins as possible to minimize trace inductance from the capacitor to the device.

12.1.2 Power Dissipation(P_D)

The reliability of the circuit requires reasonable consideration of the power dissipation of the device, the location of the circuit on the PCB, and the proper sizing of the thermal plane. The regulator should be surrounded by no other heat generating devices as much as possible. The power dissipation of the regulator depends on the input and output voltage difference and the load conditions.

 P_D can be calculated using the following equation:

$$P_{\rm D} = (V_{\rm IN} - V_{\rm OUT}) \times I_{\rm OUT}$$

Using the proper input voltage minimizes the power dissipation, resulting in greater efficiency. To obtain the lowest power dissipation, use the minimum input voltage required for normal output voltage.

The maximum power dissipation determines the maximum allowable ambient temperature (T_A) of the device. Power dissipation and junction temperature are typically related to the junction-ambient thermal resistance (θ_{JA}) and ambient air temperature (T_A) of the PCB and package and are calculated as follows

$$T_{\rm J} = T_{\rm A} + (\theta_{\rm JA} x P_{\rm D})$$


The thermal resistance (θ_{JA}) depends primarily on the thermal dispersion capability of the PCB design. The total copper area, copper weight, and the location of the plane all affect the thermal dispersion capability, and the PCB and copper laydown area can only be used as a relative measure of the package's thermal performance.

High PSRR, High speed, CMOS LDO


12.2 Typical Application

This section discusses the application of the WR0332M in the circuit. The following figure shows the schematic of the application circuit.

Circuit schematic 1: EN is connected to IN.



Circuit schematic 2: EN is controlled by external voltage.



A minimum 1.0μ F input capacitor(C_{IN}) is recommended to minimize the effect of resistance and inductance between the source and the LDO input. A minimum 1.0μ F output capacitor(C_{OUT}) is also recommended for stability and good load transient response.

13. Power Supply Recommendation

The WR0332M has a V_{IN} range of between 2.2V and 5.5V and an input capacitance of 1µF. The input voltage should have some redundancy to ensure a stable output voltage when the load fluctuates. If the input supply is noisy, additional input capacitors can be used to improve the noise performance of the output.

14. Layout Guidelines


The principle of LDO design is to place all components on the same side of the board and connect them as close as possible to their respective LDO pins. Connect the C_{IN} and C_{OUT} grounds, with all LDO ground pins as close together as possible, through a wide copper surface. Using through-holes and long wires for connections is strongly discouraged and can seriously affect system performance.

To improve thermal performance, an array of thermal vias is used to connect the thermal pad to the ground plane. A larger ground plane improves the thermal performance of the device and reduces the operating temperature of the device.

WR0332M

High PSRR, High speed, CMOS LDO

Layout Example:



15. Evaluation Modules

Evaluation Modules (EVMs) are available to help evaluate initial circuit performance. We have evaluation modules for different packages, you can contact us by phone or address at the end to get the evaluation module or schematic.

The module names are listed in the table below.

Name	Package	Evaluation Module
	SOT23-5	WAYON LDO EVM V1.1 -SOT23-5
WR0332M	DFN-4	WAYON LDO EVM V1.1 - DFN1×1-4

16. Naming Conventions

WR AA BBB-CC DDD E

WR: WAYON Regulator
AA: 03 - Output Current, 300mA
BBB: Product Name
CC: Output Voltage
DDD: Package - A50: SOT23-5 FF4: DFN-4
E: R-Reel & T-tube

17. Electrostatic Discharge Warning

ESD can cause irreversible damage to integrated circuits, ranging from minor performance degradation to device failure. Precision ICs are more susceptible to damage because very minor parameter changes can cause the device to be out of compliance with its published specifications. WAY-ON recommends that all ICs be handled with proper precautions. Failure to follow proper handling practices and installation procedures may damage the IC.


<u>WAY ON</u>

WR0332M

High PSRR, High speed, CMOS LDO

18. Package Information

SOT 23-5




SYMBOL	DIMENSIONS IN MILLIMETERS				
STMBOL	MIN	NOM	MAX		
A	2.60	2.80	3.00		
A1	1.50	1.60	1.70		
В	0.85	0.95	1.05		
B1	1.80	1.90	2.00		
С	0.25	0.37	0.50		
D	2.79	2.90	3.02		
E	0.10	0.15	0.20		
F	0.00	0.10	0.20		
L	0.60REF				
L1	0.30	0.45	0.60		
F1	0.85	1.10	1.30		

WR0332M

High PSRR, High speed, CMOS LDO

DFN-4





D



Side View

SYMBOL	DIMENSIONS IN MILLIMETERS				
OTMOOL	MIN	NOM	МАХ		
Α	0.950	1.000	1.050		
В	0.320	0.370	0.420		
С	0.950	1.050			
D	0.650BSC				
E	0.170	0.270	0.370		
F	0.130	0.235	0.300		
G	0.430 0.485 0.540				
н	0.430	0.485	0.540		
I	0.200REF				



DETAIL A Pin 1 ID and Tie Bar Mark Options

Note: The configuration of the Pin 1 identifier is optional, but must be located within the zone indicated.

WR0332M

High PSRR, High speed, CMOS LDO

19. Ordering Information

Part Number	Output Voltage	Package	Packing Quantity	Marking*
WR0332M-11A50R	1.1V	SOT23-5	3k/Reel	WR0332 11 (J) XXXX
WR0332M-12A50R	1.2V	SOT23-5	3k/Reel	WR0332 12 (J) XXXX
WR0332M-15A50R	1.5V	SOT23-5	3k/Reel	WR0332 15 (J) XXXX
WR0332M-18A50R	1.8V	SOT23-5	3k/Reel	WR0332 18 (J) XXXX
WR0332M-25A50R	2.5V	SOT23-5	3k/Reel	WR0332 25 (J) XXXX
WR0332M-28A50R	2.8V	SOT23-5	3k/Reel	WR0332 28 (J) XXXX
WR0332M-29A50R	2.9V	SOT23-5	3k/Reel	WR0332 29 (J) XXXX
WR0332M-30A50R	3.0V	SOT23-5	3k/Reel	WR0332 30 (J) XXXX
WR0332M-33A50R	3.3V	SOT23-5	3k/Reel	WR0332 33 (J) XXXX
WR0332M-11FF4R	1.1V	DFN-4	10k/Reel	332 11
WR0332M-12FF4R	1.2V	DFN-4	10k/Reel	332 12
WR0332M-15FF4R	1.5V	DFN-4	10k/Reel	332 15
WR0332M-18FF4R	1.8V	DFN-4	10k/Reel	332 18
WR0332M-25FF4R	2.5V	DFN-4	10k/Reel	332 25
WR0332M-28FF4R	2.8V	DFN-4	10k/Reel	332 28
WR0332M-29FF4R	2.9V	DFN-4	10k/Reel	332 29
WR0332M-30FF4R	3.0V	DFN-4	10k/Reel	332 30
WR0332M-33FF4R	3.3V	DFN-4	10k/Reel	332 33

* XXXX is variable. The chip is universal whether the marking has j or not.

Contact Information

No.1001, Shiwan(7) Road, Pudong District, Shanghai, P.R.China.201207

Tel: 86-21-50310888 Fax: 86-21-50757680 Email: market@way-on.com

WAYON website: http://www.way-on.com

For additional information, please contact your local Sales Representative.

WRYON ® is registered trademark of Wayon Corporation.

Specifications are subject to change without notice.

The device characteristics and parameters in this data sheet can and do vary in different applications and actual

device performance may vary over time.

Users should verify actual device performance in their specific applications



Product Specification Statement

- The product specification aims to provide users with a reference regarding various product parameters, performance, and usage. It presents certain aspects of the product's performance in graphical form and is intended solely for users to select product and make product comparisons, enabling users to better understand and evaluate the characteristics and advantages of the product. It does not constitute any commitment, warranty, or guarantee.
- The product parameters described in the product specification are numerical values, characteristics, and functions obtained through actual testing or theoretical calculations of the product in an independent or ideal state. Due to the complexity of product applications and variations in test conditions and equipment, there may be slight fluctuations in parameter test values. WAYON shall not guarantee that the actual performance of the product when installed in the customer's system or equipment will be entirely consistent with the product specification, especially concerning dynamic parameters. It is recommended that users consult with professionals for product selection and system design. Users should also thoroughly validate and assess whether the actual parameters and performance when installed in their respective systems or equipment meet their requirements or expectations. Additionally, users should exercise caution in verifying product compatibility issues, and WAYON assumes no responsibility for the application of the product.
- WAYON strives to provide accurate and up-to-date information to the best of our ability. However, due to technical, human, or other reasons, WAYON cannot guarantee that the information provided in the product specification is entirely accurate and error-free. WAYON shall not be held responsible for any losses or damages resulting from the use or reliance on any information in these product specifications. WAYON reserves the right to revise or update the product specification and the products at any time without prior notice, and the user's continued use of the product specification is considered an acceptance of these revisions and updates. Prior to purchasing and using the product, users should verify the above information with WAYON to ensure that the product specification is the most current, effective, and complete. If users are particularly concerned about product parameters, please consult WAYON in detail or request relevant product test reports. Any data not explicitly mentioned in the product specification shall be subject to separate agreement.
- Users are advised to pay attention to the parameter limit values specified in the product specification and maintain a certain margin in design or application to ensure that the product does not exceed the parameter limit values defined in the product specification. This precaution should be taken to avoid exceeding one or more of the limit values, which may result in permanent irreversible damage to the product, ultimately affecting the quality and reliability of the system or equipment.
- The design of the product is intended to meet civilian needs and is not guaranteed for use in harsh environments or precision equipment. It is not recommended for use in systems or equipment such as medical devices, aircraft, nuclear power, and similar systems, where failures in these systems or equipment could reasonably be expected to result in personal injury. WAYON shall assume no responsibility for any consequences resulting from such usage.
- Users should also comply with relevant laws, regulations, policies, and standards when using the product specification. Users are responsible for the risks and liabilities arising from the use of the product specification and must ensure that it is not used for illegal purposes. Additionally, users should respect the intellectual property rights related to the product specification and refrain from infringing upon any third-party legal rights. WAYON shall assume no responsibility for any disputes or controversies arising from the above-mentioned issues in any form.